
Practical Workbook CS-319 VLSI Design



Name	:	
Year	:	
Batch	:	
Roll No	:	
Departme	ent:	
Teacher	:	,
		/

Dept. of Computer & Information Systems Engineering NED University of Engineering & Technology

Practical Workbook CS-319 VLSI Design



Prepared by: Dr. Majida Kazmi Syeda Ramish Fatima

> *Revised in:* February 2019

Department of Computer & Information Systems Engineering NED University of Engineering & Technology

INTRODUCTION

This workbook has been compiled to assist the conduct of practical classes for CS-319 VLSI Design. The Practical Workbook for "VLSI Design" introduces the basic as well as advanced concepts of VLSI Design using a Hardware Description Language (HDL). Verilog has been selected for this purpose because it is widely used in microchip industry for design and simulation of digital systems. The brief introduction of Verilog HDL and Simulation tools is provided in the Appendix. Each lab session begins with a brief theory of the topic.

The Course Profile of CS-319 VLSI Design lays down the following Course Learning Outcome:

"CLO-1: Explore concepts and techniques used in VLSI circuit design and integrated circuit fabrication (C3,

PLO-2)

CLO-3: **Practice** use of modern tools and techniques for memory and processor design using a hardware description language (Lab work) (P3, PLO-5)"

All lab sessions of this workbook have been designed to assist the achievement of the above CLOs. Rubric sheets to evaluate student performance both in cognitive as well as psychomotor domains have been provided at the end of the workbook.

Lab session 1 is to explore Xilinx ISE Development Environment for configuring FPGAs using Verilog HDL. Next two lab sessions are centered on synthesizing and simulating combinational circuits using gate level and dataflow modeling techniques. In Lab session 4, students are going to construct and simulate a three-way light control switch. Lab 5 focuses on behavioral modeling and the next two labs are designed to provide a practical knowledge to the students about implementing Finite State machines and sequential circuits which play a very important role in VLSI design of digital circuits. Lab session 8 covers the topic of PIPO-SISO shift register implementation. In Lab session 9, Read Write Memory Module (RAM) is going to be constructed and simulated. Lab session 10 allows students to learn about configuring built in IP Cores to use Block RAM (BRAM) of Xilinx FPGA. Last four labs are performed on hardware to cover psychomotor domain at "Guided Response" level. These labs are implemented on Digilent Nexys4, which is a ready to use digital circuit development board based on the latest Artix-7 FPGA from Xilinx. In Lab 11, students will interface 7 segment display on Nexys4. Lab 12 is about driving tri-color LEDs control for illuminating them in red, green or blue colors. Lab 13 assigns available on board IOs i.e. switches and LEDs, as input and output to the adder circuit. Lab 14 is to interface temperature sensors. It reads analog values obtained by the temperature sensor IC and to generate its correspondence value in digital form.

This workbook is designed to assist both instructor and student, practically realizing theoretical concepts of the course, and providing in-depth understanding.

CONTENTS

Lab Session No.	Object	Page No.
1	Explore Xilinx ISE Development Environment for configuring FPGAs using Verilog HDL	1
2	Construct a Full Adder using Verilog HDL	17
3	Construct a <i>2 to 4-line Decoder</i> and modify the same to design <i>3 to 5-line Decoder</i> using Verilog HDL	24
4	Construct and simulate a 3-way light control using Verilog HDL	32
5	Construct an <i>8-bit ALU</i> to perform eight basic arithmetic and logical operations) using Verilog HDL	37
6	Implement and simulate Finite State Machine using behavioral modeling in Verilog HDL	42
7	Construct and simulate a Traffic Signal Controller using Finite State Machine in Verilog HDL	49
8	Construct an 8-bit PIPO-SISO shift register in Verilog HDL using behavioral description.	54
9	Construct and simulate an 8-bit RWM cell with bidirectional data	59
10	Configure IP Core to use dedicated Block RAM (BRAM) of Xilinx FPGA as single port.	65
11	<i>Operate the FPGA board to</i> Interface the 7-segment displays on Nexy4	73
12	Assign IO pins for tri-color LEDs control on Nexy4.	80
13	Implement 4-bit adder circuit on Nexys4 board by using switches and LEDs as inputs and output to the adder	87
14	Interface temperature sensor on Nexy4.	94
	Appendix	101
	Notes	